Abstract-Motivated by the demands of the integrated power system in the modern wearable electronics, this paper presents a new method of inductor-less switched-capacitor (SC) based DC-DC converter designed to produce two simultaneous boost and buck outputs by using a 4-phases logic switch mode regulation. While the existing SC converters missing their reconfigurability during needed spontaneous multi-outputs at the load ends, this work overcomes this limitation by being able to reconfigure higher gain mode at dual outputs. 
I. INTRODUCTION
There is a growth of applications in wearable technology to enhance the quality of life through incorporated into healthcare, education, security and many more [1] [2] [3] [4] . While wearable designs growing fast, yet battery life is the major discomfort point in wearables right now. The power and battery management are becoming one of the crucial functions in wearable and portable systems, as it considerably extends the battery life of a wearable design by employing energy efficient and boost circuit blocks. Increasing different loads in the miniaturised wearable devices, require different operating voltages and load currents which powered by battery through DC-DC converters. Reliable and efficient DC-DC conversion provides steady regulated DC output voltage from unregulated battery source to attain longer system run-time at smaller size wearable designs. Thereby miniaturised integrated power system supply required regulated voltages at the sufficient current at high efficiency and improve system's power conversion efficiency with advanced circuit topologies. This paper will introduce switched-capacitor (SC) approach for an integrated on-chip power system which can be used for wearable electronics and systems. This is mainly due to eliminating the needs of bulky inductors and can fabricate on silicon surface for various applications, [5] , with high conversion efficiency. The Fig. 1 illustrates the high-level concept of the proposed power device. Power management operates in power stage network and is controlled by digital modules. Depending on the load conditions, mode selector will choose the appropriate gain modes. The primary source of input is taken from the use of an integrated battery or a remote powering. This input voltage will process DC-DC conversions in the power stage by using a novel 4-phases rotation scheme. Hence non-overlapping 4-phases clock generator is integrated. The proposed technique in this paper will introduce SC approach single-input simultaneous dual-outputs with each output lines comprised of two different gain modes (Normal, High), enhance the 3-phases rotation topology reconfigurable SC converter with the single-input single-output (SISO) [6] . In generating of two spontaneous outputs from single input by traditional SC converters, which can configure one gain at a time [7] , will require two independent converters or use of a capacitor bank [8] . By integrating only four capacitors and novel switch mode regulation, this converter enables both boosting and bucking conversions simultaneously without doubling the operation mechanisms.
II. METHODOLOGY AND SYSTEM DESCRIPTION Using a switch mode regulation, the proposed converter is designed to configure into two different gain modes, each with two different simultaneous regulated stable dual outputs (VBoost_out, VBuck_out). Power stage network is divided into two conceptual internal networks (Net0, Net1) as shown in Fig. 2 , and boost operation will perform in Net0 whilst buck output produces at Net1. Therefore, in every clock cycles, there will be two active corresponding internal outputs at (Out1-Out4). These internal outputs will then connect to High and Low loads through continuous to discontinuous switches. 
A. Normal and High modes Operations
The Fig. 2(a) explains the construction of 3/2 gain Normal mode configuration at Net0 and 1/2 gain at Net1. The capacitors Cb and Cc are charged in series to Vin/2 as all the capacitors have equal capacitances. Considering a continuous sequence of a 4-phases rotation, previously charged Ca is now discharged to Net0 boost output in a series with Vin. Therefore, Net0 load is discharged at 3 Vin /2. While in Net1, a capacitor Cj, which was initially charged to Vin/2 from Net0 in the previous clock cycle, is now discharged to buck output of Net1.
The proposed converter can reconfigure into relatively even higher gain ratios for both boost and buck outputs than the Normal mode. This will improve power stage SC converter design flexibility for single-input dual-outputs (SIDO). As suggested by the Fig. 2(b) , the High mode operation has charged in parallel and produces 2Vin in Net0 and the voltage of equal or less than Vin can be achieved by controlling the switching frequency of capacitor discharge at in Net1.
B. Output Voltages and Power Looses
The first order differential equation of charging and discharging part of the RC circuit in Laplace and convert it back to time domain in Inverse Laplace, a final voltage Vc (t) is the sum of the initial charging voltage Vc (0) and the input voltage Vin. The total switching time (t) with RC time characteristic in Eq. (1).
According to the circuit configuration of Normal and High modes, the coefficient of voltage values for each charged pump capacitors tends to charge-discharge to and actual voltages of capacitors (Vmax, Vmin) in Fig. 3 varies and defined in Table I . Normal mode High mode
For a Normal mode, in charging phase, a final voltage V " (t) is equal to V "678 and the initial voltage V " (0) will be V "6./ . Since it is charged towards ½V ./ , produces the Eq. (2). Likewise, a final voltage for a discharge phase is V "6./ , the initial voltage is V "678 and Vin from Eq. (1) can be replaced with V 9 − V ./ to get Eq. (3). 
The output current is denoted as Io. The total amount of charge for steady state charging and discharging voltage-time for Normal mode ∆Q I9J67K is 
for High mode and solve in Eq. (2) and Eq. (3) produces -
The conduction power loss can deviate from the V 9YR and V ./ relations of (4-7) are described as 
whereas (td and tc) are the total switching time of charging and discharging. Moreover, RC time constant (Td and Tc) are dominated by on-resistance along the path of chargingdischarging Ron, and flying capacitor Cp, as it is larger than the capacitance of individual switches. Furthermore, chargedischarge mechanisms of a gate-source parasitic capacitance of MOSFET transistors (Cgs), the frequency of switching (fs) and the gate-source voltages (Vgs) of individual switches along the path dominate the switching power losses [9] and for this proposed methodology-P Qt_u9mW(P99QR,PY"Z) = f Q ∑ C wx. V wx. 
C. Efficiency
The efficiencies of all modes are calculated individually for boost and buck outputs. This is done by taking the percentage of simulated output power divided by the sum of simulated output power and the total power losses. The total power losses are the sum of Eq. (8) and Eq. (10) for a Normal mode, and Eq. (9) and Eq. (10) for a High mode. 
III. DESIGN AND IMPLEMENTATION
This work is implemented in a standard 0.35 µm CMOS technology and the overall system diagram is depicted in Fig. 4 . The operating frequency of 1.1 MHz is used to certify that 1 nF charge pump capacitors are fully charged/discharged over MOSFET switches. The series of four D-flip flops are constructed to produce 90-degree phase shift for four different phases at every rising edge of input clock signal and is further enhanced by passing it through ring oscillators. Thereby, the power stage's transistor switches benefit from non-overlapping 0.1 ns dead time intervals between the consecutive clock phases by eliminating the signal leakage during the switching and full charge settling of the SC network in every clock cycles.
The outputs of non-overlapping clocks are OR-gate multiplexed to ensure that all the possible 4-phases pairs are accessible for the next block router module. This is because in construction of the proposed methodology, the selected transistors are to be active for the present clock logic. Some of the same switches can be used again for successive clock logic or the one after next for all 4-phases logics. Thereby even the addition of new topology in the future can benefit from available inputs.
The selection of the mode or a pair of gains changes when load demands higher voltages at the output. The supply voltages to loads are monitored by an analogue to digital converter and gain selection is done by a digital router module programmed with Verilog-A. In which, all the transistor addresses for four different phases logics are registered and automatically reconfigure the power stage network in accordance with proposed methodology when the selection of Normal or High mode changes.
The configuration of four integrated 1 nF capacitors in power stage is controlled through 20 switches (4 Transmission Gate, 4 nMOS, 12 pMOS). However, only 7 switches for Normal mode and 8 switches in total for High mode are used in every clock phases. The power switches protocols are carefully designed to make sure that all internal outputs of power stage (Out1-Out4) are regulated at all 4-phases for all gain modes. This is due to multiple ways to route for the same logic and each offers the different resistance path along the switches. The different resistances across the path leads to small variations in ∆V at outputs. Through simulations, the obtained design ensures the optimum route with minimum on-resistance and maintains the symmetric Ron values for all 4-phases are accessible for consistency of outputs level.
This can be further improved by introducing adaptive pulsing unit in between gain selector and power stage network since fast switching energy delivery for low and high loads can vary, and hence is noted in the plan.
IV. RESULTS AND DISCUSSION
The proposed converter is simulated in a Cadence software. The results in Fig. 5 (8) The recent state-of-the-art single-input multi-output (SIMO) SC designs summarised in Table II can only produce fixed gain ratios. For example, an integrated battery-powered system-onchip with the SC converter in [10] , the conversion efficiency significantly dropped due to cascading 2:1 converter twice to get 2:1 and 4:1 outputs. In contrary, with the technique proposed in this paper, both outputs maintain the high conversion efficiencies. Furthermore, the SIMO SC converters are also presented in [11] and [12] where the output gain ratios are rather fixed. However, using the proposed a 4-phases topology gives an ability to reconfigure the converter into higher gain ratios for both boost and buck outputs, and improves the design flexibility of SIDO converters design.
V. CONCLUSION
This paper demonstrates the novel topology of switchedcapacitor approach a 4-phases rotation scheme to yield simultaneous boost and buck conversion. This new topology ensures optimum use of integrated capacitors as there is no idle capacitor in every phase of operations. This improves the overall conversion efficiency in contrary to reconfigurable SISO converters which run at the optimum voltage at the output SIDO converter not only provide simultaneous outputs but also produce larger output voltage range which will be beneficial for multi-functional wearable applications with internally integrated electronic modules. 
